查看ESP32 core isa的源代码
←
ESP32 core isa
跳转到:
导航
,
搜索
因为以下原因,你没有权限编辑本页:
您刚才请求的操作只有这个用户组中的用户才能使用:
用户
您可以查看并复制此页面的源代码:
== MISC == <pre> #define XCHAL_NUM_LOADSTORE_UNITS 1 /* load/store units */ #define XCHAL_NUM_WRITEBUFFER_ENTRIES 4 /* size of write buffer */ #define XCHAL_INST_FETCH_WIDTH 4 /* instr-fetch width in bytes */ #define XCHAL_DATA_WIDTH 4 /* data width in bytes */ #define XCHAL_DATA_PIPE_DELAY 2 /* d-side pipeline delay (1 = 5-stage, 2 = 7-stage) */ #define XCHAL_CLOCK_GATING_GLOBAL 1 /* global clock gating */ #define XCHAL_CLOCK_GATING_FUNCUNIT 1 /* funct. unit clock gating */ /* In T1050, applies to selected core load and store instructions (see ISA): */ #define XCHAL_UNALIGNED_LOAD_EXCEPTION 0 /* unaligned loads cause exc. */ #define XCHAL_UNALIGNED_STORE_EXCEPTION 0 /* unaligned stores cause exc.*/ #define XCHAL_UNALIGNED_LOAD_HW 1 /* unaligned loads work in hw */ #define XCHAL_UNALIGNED_STORE_HW 1 /* unaligned stores work in hw*/ #define XCHAL_SW_VERSION 1100003 /* sw version of this header */ #define XCHAL_CORE_ID "esp32_v3_49_prod" /* alphanum core name (CoreID) set in the Xtensa Processor Generator */ #define XCHAL_BUILD_UNIQUE_ID 0x0005FE96 /* 22-bit sw build ID */ /* * These definitions describe the hardware targeted by this software. */ #define XCHAL_HW_CONFIGID0 0xC2BCFFFE /* ConfigID hi 32 bits*/ #define XCHAL_HW_CONFIGID1 0x1CC5FE96 /* ConfigID lo 32 bits*/ #define XCHAL_HW_VERSION_NAME "LX6.0.3" /* full version name */ #define XCHAL_HW_VERSION_MAJOR 2600 /* major ver# of targeted hw */ #define XCHAL_HW_VERSION_MINOR 3 /* minor ver# of targeted hw */ #define XCHAL_HW_VERSION 260003 /* major*100+minor */ #define XCHAL_HW_REL_LX6 1 #define XCHAL_HW_REL_LX6_0 1 #define XCHAL_HW_REL_LX6_0_3 1 #define XCHAL_HW_CONFIGID_RELIABLE 1 /* If software targets a *range* of hardware versions, these are the bounds: */ #define XCHAL_HW_MIN_VERSION_MAJOR 2600 /* major v of earliest tgt hw */ #define XCHAL_HW_MIN_VERSION_MINOR 3 /* minor v of earliest tgt hw */ #define XCHAL_HW_MIN_VERSION 260003 /* earliest targeted hw */ #define XCHAL_HW_MAX_VERSION_MAJOR 2600 /* major v of latest tgt hw */ #define XCHAL_HW_MAX_VERSION_MINOR 3 /* minor v of latest tgt hw */ #define XCHAL_HW_MAX_VERSION 260003 /* latest targeted hw */ </pre> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br> <br><br>
返回到
ESP32 core isa
。
个人工具
登录
名字空间
页面
讨论
变换
查看
阅读
查看源代码
查看历史
操作
搜索
导航
首页
社区专页
新闻动态
最近更改
随机页面
帮助
工具箱
链入页面
相关更改
特殊页面